

FIG. 1




FIG. 2

00	MEMORY SPACE	NODE 100	PROCESSOR 110
01			PROCESSOR 111
02			PROCESSOR 112
03			PROCESSOR 113
A0		NODE 101	PROCESSOR
			PROCESSOR
			PROCESSOR
			PROCESSOR
B0		NODE 102	PROCESSOR
			PROCESSOR
			PROCESSOR
			PROCESSOR
C0		NODE 103	PROCESSOR
			PROCESSOR
			PROCESSOR
			PROCESSOR
D0	I/O SPACE	NODE 100	PROCESSOR 110
			PROCESSOR 111
			PROCESSOR 112
			PROCESSOR 113
F0		NODE 101	PROCESSOR
			PROCESSOR
			PROCESSOR
			PROCESSOR
G0		NODE 102	PROCESSOR
			PROCESSOR
			PROCESSOR
			PROCESSOR
E0		NODE 103	PROCESSOR
			PROCESSOR
			PROCESSOR
			PROCESSOR
MAX ADDRESS			

FIG. 3A

TxINFORMATION	ADDRESS
---------------	---------

FIG. 3B

TxINFORMATION	ADDRESS	DATA
---------------	---------	------

FIG. 3C

TYPE OF ACCESS REQUEST	Tx INFORMATION
READ REQUEST REQUIRING CACHE COHERENCE CONTROL	TYPE1
WRITE REQUEST REQUIRING CACHE COHERENCE CONTROL	TYPE2
READ REQUEST NOT REQUIRING CACHE COHERENCE CONTROL	TYPE3
WRITE REQUEST NOT REQUIRING CACHE COHERENCE CONTROL	TYPE4
READ RESPONSE	TYPE5

FIG. 4




FIG. 5

~ 360

Tx INFORMATION	CACHE COHERENCE CONTROL FLAG
TYPE1	1
TYPE2	1
TYPE3	0
TYPE4	0
TYPE5	0

FIG. 6

~ 370

ADDRESS RANGE		NODE NO.	UNIT NO.	NODE INDICATED BY NODE NO.	UNIT INDICATED BY UNIT NO.
MINIMUM	MAXIMUM				
00	A0	0	1	100	500
A0	B0	1	1	101	500
B0	C0	2	1	102	500
C0	D0	3	1	103	500
D0	E0	0	2	100	400
E0	F0	1	2	101	400
F0	G0	2	2	102	400
G0	MAX	3	2	103	400

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

ACCESS REQUEST TRANSFER SOURCE UNIT	CACHE COHERENCE CONTROL FLAG	OUTPUT OF NODE NO. COHERENCE DETERMINING CIRCUIT	SELECT SIGNAL OUTPUT DESTINATION UNIT
PROCESSOR UNIT	0	0	NETWORK UNIT
	0	1	UNIT NO. DESIGNATION UNIT
	1	0	NETWORK UNIT
	1	1	NETWORK UNIT UNIT NO. DESIGNATION UNIT
IO UNIT	0	0	NETWORK UNIT
	0	1	UNIT NO. DESIGNATION UNIT
	1	0	NETWORK UNIT
	1	1	NETWORK UNIT UNIT NO. DESIGNATION UNIT
NETWORK UNIT	0	0	NOT OUTPUT
	0	1	UNIT NO. DESIGNATION UNIT
	1	0	PROCESSOR UNIT
	1	1	PROCESSOR UNIT UNIT NO. DESIGNATION UNIT
MEMORY UNIT	*	0	NETWORK UNIT
	*	1	ACCESS REQUEST TRANSFER SOURCE UNIT

FIG. 14

1400

NODE NO.	CACHE COHERENCE CONTROL REQUIRED OR NOT
100	1
101	1
102	0
103	1

FIG. 12




FIG. 13

